

Hardware Support for Durable Atomic Instructions for Persistent Parallel Programming [1]

Khan Shaikhul Hadi
University of Central Florida
shaikhulhadi@ucf.edu

Naveed Ul Mustafa
University of Central Florida
unknown.naveedulmustafa@ucf.edu

Mark Heinrich
University of Central Florida
heinrich@ucf.edu

Yan Solihin
University of Central Florida
yan.solihin@ucf.edu

MOTIVATION

please click here for the PDF of original paper.

Atomic instructions like *compare and swap (CAS)*, *fetch and op*, *atomic exchange*, etc. are immensely useful for higher-level synchronization and for supporting lock-free data structures as they serve at least three primary functions. First, they provide a high-performance alternative to locks. Second, they are foundational building blocks for constructing higher-level synchronization primitives. Finally, they are essential primitives for developing lock-free data structures [2], [3], in particular CAS. However, absence of durable version of atomic instructions makes it challenging to support the three primary functions above for persistent data.

```

1  if (CAS (&last->next, next, new_node)) {
2      CLFLUSH (&last->next);
3      FENCE; }

```

Listing 1: A compare-and-swap is followed by cache line flush and fence to persist lock free data structure update [4].

Listing 1 [4] illustrate the code snippet for node insertion on a lock-free linked-list. Each *update step* (line 1) performs a CAS followed by a *persist step* (i.e., CLFLUSH and FENCE) on lines 2-3. Figure 1a illustrates where two threads (A and B) are attempting to simultaneously insert nodes 2 and 3, respectively, using the code in Listing 1. Suppose that the CASes have been executed atomically, resulting in successful insertion of node 2 ① followed by insertion of node 3, reflected in the volatile caches. Next, suppose that thread B's flush and fence are completed ② which makes node 3's insertion durable, but a power failure occurs before thread A's flush and fence are completed. Hence, thread A's change to node 1's next pointer is lost. Figure 1b shows the state of the linked list upon crash recovery, where nodes 2 and 3 have been lost.

Fundamentally, the problem arises because *update* and *persist* are not atomic as they are performed by different instructions. There are currently no satisfactory solutions for the problem. In this paper, we propose a new approach: *durable atomic instructions (DAIs)*. DAIs are the durable version of atomic instructions, guaranteeing both atomicity and persistency. To support DAIs, we extend cache coherence protocol mechanisms that already exist for atomic instructions, resulting in a modified MESI protocol (which we refer as *durMESI*). Our proposed DAIs require minor hardware modification, no significant application modifications, no crash recovery code,




Fig. 1: The problem with the use of current atomic instructions on persistent data. (a) shows concurrent insertions by threads A and B, while (b) shows a possible crash inconsistent state.




Fig. 2: How traditional compare-and-swap (CAS) violates crash consistency ((a) & (b)), compared to how durable CAS (durCAS) preserves crash consistency ((c) & (d)).

no need for abort and retry, or alternative code to guarantee forward progress while preserve atomic instruction's semantics and add durability/persistency.

DESIGN OF DURABLE ATOMIC INSTRUCTIONS (DAIS)

A. Correctness Criteria and Design Principles

Figure 2(a) illustrates the timeline of thread execution using code from listing 1. At the completion of CAS, the updated data is visible but not yet persisted, until CLFLUSH is completed. This could lead crash consistency violation illustrated in Figure 2(b). Thread T1 consumes data in e_1 produced by thread T0 in e_0 , resulting dependence relationship as $e_0 \rightarrow e_1$. As stated in [5], persist order must adhere to $e_0 \rightarrow e_1$ as well which cannot be guaranteed with CAS and flush/fence as separate instructions.

DAIs achieve persistence and visibility in a single instruction (Figure 2(c,d)) to ensures durability when data is visible to other core, hence a consistent state is achieved when a crash occurs. To achieve the visible-after-persist property, DAIs should perform the following atomically: (1) send data update to the persistence domain, (2) receive acknowledgment

